## Features

- Integrated Reverse Phase Control
- Mode Selection:
- Zero-voltage Switch with Static Output
- Two-stage Reverse Phase Control with Switch-off
- Two-stage Reverse Phase Control with Dimming Function
- Current Monitoring:
- High-speed Short-circuit Monitoring with Output
- High-current Monitoring with Integrating Buffer
- Integrated Chip Temperature Monitoring
- Adjustable and Retriggerable Tracking Time
- External Window Adjustment for Sensor Input
- Enable Input for Triggering



## Applications

- Two- or Three-wire Applications
- Motion Detectors
- Time-delay Relays
- Dimmers
- Reverse Phase Controls
- Timers


## 1. Description

The timer control circuit U2102B is based on bipolar technology. The output stage can switch either a MOSFET or an IGBT. Two sensor inputs and the retriggerable and adjustable tracking time useful for a wide range of applications. By using the reverse phase-control technique, the resistive load can be dimmed without the need of a compensation inductance. The integrated current monitoring function provides a very fast switch-off in case of a short-circuit condition. No additional fuse is needed.

Figure 1-1. Block Diagram


## 2. Pin Configuration

Figure 2-1. Pinning DIP16/SO16


| Pin | Symbol | Function |
| :---: | :---: | :--- |
| 1 | VREF | Reference voltage 5 V |
| 2 | CRAMP | Ramp capacitance |
| 3 | RRAMP | Current setting for ramp |
| 4 | CONTROL | Control voltage |
| 5 | OSC | RC oscillator |
| 6 | PROG | Tri-state programming |
| 7 | EN | Enable input |
| 8 | TRIGGER | Trigger input (window) |
| 9 | V9 | Window adjustment |
| 10 | TEST | Test output |
| 11 | II | Input current monitoring |
| 12 | IOFF | Fast output current monitoring |
| 13 | GND | Ground |
| 14 | VO | Output voltage |
| 15 | +VS | Supply voltage |
| 16 | SYNC | Synchronization input |

Figure 2-2. Block Diagram with Typical Circuit for DC Loads


## 3. Power Supply, Synchronization Pins 15 and 16

The U2102B's voltage limitation circuit enables the power supply via the dropping resistor $R_{1}$. In the case of DC loads, the entire supply current flows into pin 16 and is supplied via an internal diode to pin 15 , where the resultant supply voltage is limited and smoothed by $C_{1}$. The pull-down resistor at pin 16 is necessary in order to guarantee reliable synchronization. As a result, the rectified and divided line voltage appears at pin 16, where the amplitude is limited. The power supply for the circuit can be realized in all modes for DC loads as shown in Figure 2-2 on page 4. The voltage at pin 16 is used to synchronize the circuit with the mains and generate the system clock required for the buffers. The circuit detects a "zero crossing" when the voltage at pin 16 falls below an internal threshold of approximately 8 V .

Figure 3-1. Power Supply for DC Loads ( $R_{1}$ is Identical with $R_{\text {sync }}$ )

$R_{1}$ is calculated as follows:
$R_{1 \text { max }}=0.85 \times \frac{V_{\text {Nmin }}-V_{S}}{I_{\text {tot }}}$
where:
$\mathrm{V}_{\mathrm{Nmin}}=\mathrm{V}_{\text {mains }}-15 \%$
$\mathrm{V}_{\mathrm{S}} \quad=$ Supply voltage
$I_{\text {tot }}=I_{\text {Smax }}+I_{x}$
$I_{\text {Smax }}=$ Maximum current consumption of the IC
$I_{x} \quad=$ Current consumption of the external components

In the case of $A C$ loads, it is necessary to distinguish the power supply purposes of the individual operating modes. In reverse phase control mode (see Figure 3-1 on page 5), pin 15 must be additionally supplied with power via a dropping resistor, since no current flows in pin 16 when the power switch is switched on. Here, the dropping resistor, $R_{1}$, is connected to the AC line and has therefore only one mains half-wave. $\mathrm{R}_{1}$ is then calculated as follows:

$$
\mathrm{R}_{1 \max }=0.85 \times \frac{\mathrm{V}_{\mathrm{Nmin}}-\mathrm{V}_{\mathrm{S}}}{2 \times \mathrm{I}_{\mathrm{tot}}}
$$

Figure 3-2. Power Supply in Reverse Phase Control Mode for AC Loads


In two-wire systems, the additional power supply at pin 15 is not possible (see Figure 3-1 on page 5 , by omitting $R_{1}$ and diode $D_{1}$ ). In this case, the resistor $R_{\text {sync }}$ is identical with $R_{1}$ and should be as low as the power dissipation allows it. A sufficiently large residual phase angle must remain in this case to guarantee the device's supply.

The power supply is simplified if the device is operated as a static zero-voltage switch for AC loads (see Figure 3-2). All delay times are then twice as long, since the synchronization of the module is connected directly to the AC line.

Figure 3-3. Power Supply as Static Zero-voltage Switch for AC Loads


## 4. Voltage Monitoring

The internal voltage monitoring circuit surpresses uncontrolled conditions or output pulses of insufficient amplitude which may occur while the operating voltage is being built up or reduced. All latches in the circuit, the divider and the control logic are reset. When the supply voltage is applied, the enable threshold (clamp voltage) of approximately 16 V must be reached so that the circuit is enabled. The circuit is reset at approximately 11 V if the supply voltage breaks down. A further threshold is activated in reverse phase control mode. If the supply voltage breaks down in this mode, after the circuit has been enabled, the output stage is switched off at approximately 12.5 V , while the other parts of the circuit are not affected. The output stage can then be switched on again in the following half-wave. As a result, the residual phase angle remains just large enough, (e.g., in two-wire systems), so that the circuit can still be properly supplied with power. In all operating modes, a single operating cycle is started after the supply voltage is applied, independently of the trigger inputs, in order to immediately demonstrate the overall function.

## 5. Chip Temperature Monitoring

The U2102B includes a chip temperature monitoring circuit which disables the output stage when a temperature of approximately $140^{\circ} \mathrm{C}$ is reached. The circuit will only be enabled again after cooling down and when the operating voltage has been additionally switched off and on.

## 6. Reverse Phase Control

In the case of normal phase controls, e.g., with a triac, the load current will only be switched on at a certain phase angle after the zero crossing of the mains voltage. In the following zero crossing of the current, the triac gets extinguished (switched-off) automatically. Reverse phase control differs from this in that the load current is always switched on by a semiconductor switch (for example, IBGT) at the zero crossing of the mains voltage and then switched back off again after a certain phase angle $\alpha$. This has the advantage that the load current always rises with the mains voltage in a defined manner and thus keeps the required interference suppression to a minimum.

The charging current for the capacitor $\mathrm{C}_{3}$ at pin 2 is set with the resistor $\mathrm{R}_{3}$ at pin 3 . When the synchronization circuit recognizes a zero crossing, an increased charging current of $I_{2} \approx 4 \times I_{3}$ is enabled which then charges $\mathrm{C}_{3}$ up to $\approx 0.45 \mathrm{~V}$. The output stage is switched on at this value and the charging current for $\mathrm{C}_{3}$ is reduced to $\mathrm{I}_{2}=\mathrm{I}_{3}$. Since the actual zero crossing of the supply voltage occurs later than recognized by the circuit, the load current starts to flow quite close to the exact zero crossing of the supply voltage. While the output stage is switched on, $\mathrm{C}_{3}$ is charged until the control voltage, set externally at pin 4 , is reached. When this condition is reached, the output stage is switched off and $\mathrm{C}_{3}$ is charged again with the increased current $\left(\mathrm{I}_{2}\right.$ $\approx 4 \times \mathrm{I}_{3}$ ) to $\mathrm{V}_{2} \approx 5.5 \mathrm{~V}$. The charging current is switched off at this point and $\mathrm{C}_{3}$ is discharged internally. The whole process then starts again when the circuit recognizes another zero crossing (Figure 3-3 on page 7).

Figure 6-1. $\quad$ Signal Characteristics of Reverse Phase Control


## 7. Programming

Three operating modes can be programmed with the tri-state input pin 6:

- Zero-voltage switch (ZVS) with static output ( $\mathrm{V}_{6}=\mathrm{V}_{1}=\mathrm{V}_{\text {Ref }}$ ):

The reverse phase control is inactive here. The output stage is statically switched on after triggering by the timer and switched off again after the running down of the time (at the zero crossing of the supply voltage in each case). This operating mode is not possible in two-wire systems.

- Reverse phase control with two-stage switch-off $\left(\mathrm{V}_{6}=\mathrm{V}_{15}=\mathrm{V}_{\mathrm{S}}\right)$ :

The maximum current flow angle, $\alpha_{\text {max }}$, is set when the timer has enabled the output stage. Switchover to the phase angle $\alpha$, which can be set arbitrarily at pin 4 , takes place after expiry of $3 / 4$ of the tracking time set at pin 5 . The output stage switches off after expiry of the whole tracking time.

- Two-stage reverse phase control with dimming function ( $\mathrm{V}_{6}=\mathrm{V}_{13}=\mathrm{GND}$ ):

The output stage switches to the maximum current flow angle, $\alpha_{\text {max }}$, (adjustable) if the trigger condition for both inputs (pins 7, 8) is satisfied. Switchover to the current flow angle, $\alpha$, set at pin 4 takes place after expiry of $3 / 4$ of the tracking time set at pin 5 . The whole process is repeated from the beginning if renewed triggering takes place at pin 8 . The lamp is switched-off in the following half-wave of the mains voltage if the trigger condition at pin 7 disappears. In this mode, the output stage is switched-on even if only pin 7 is in the ON state. The current flow angle is then determined by $\mathrm{V}_{4}$ (e.g., house number illumination, twilight switch).

## 8. Trigger Inputs

The trigger condition of the timer is determined by the two inputs at pins 7 and 8. A Light Dependent Resistor (LDR) can be connected to pin 7, for example, and an IR sensor to pin 8. Since both inputs are equal and AND-gated they must both be in the ON state to initiate triggering. In the operating mode " 2 -stage reverse phase control", the output stage can additionally be switched on and switched off by pin 7 alone and independently of the timer.

The enable input pin 7 is implemented as a comparator with hysteresis. The enable threshold is approximately 2.5 V . The blocking threshold is switched by the control logic in order to avoid faults as a result of load switching. This threshold is approximately 2 V in switched off condition and also during the second current flow angle, $\alpha$, in two-stage reverse phase control mode. Otherwise, the blocking or switch-off threshold is 0.5 V .
The input pin 8 is designed as a window discriminator, its window is set at pin 9 . The minimum window of approximately 250 mV is set with $\mathrm{V}_{9}=\mathrm{V}_{13}$, and the maximum window of approximately 1.25 V with $\mathrm{V}_{9}=\mathrm{V}_{\text {}}$. The window discriminator is in the OFF state when the voltage at pin 8 lies within the window set at pin 9 .

If a resistor divider with an NTC resistor is connected to pin 9 , for example, it is possible to compensate the temperature dependence of the IR sensor, i.e., the range is made independent of temperature.
Noise suppression for $\mathrm{t}_{\mathrm{ON}}=40 \mathrm{~ms}$ guarantees that there are no peak noise signals at the inputs which could trigger the circuit. Equally, renewed triggering is prevented for $\mathrm{t}_{\text {OFF }}=640 \mathrm{~ms}$ after load switch-off to avoid any self interference.

Figure 8-1. Trigger Condition Pin 7


Figure 8-2. Trigger Condition Pin 8


## 9. RC Oscillator

An internal RC oscillator with following divider stage $1: 2^{11}$ permits a very long and reproducible tracking time.

The RC values for a certain tracking time, $\mathrm{t}_{\mathrm{t}}$, are calculated as follows:
$R_{2}(k \Omega)=\frac{\mathrm{t}_{\mathrm{t}}(\mathrm{s}) 10^{3}}{1.4 \times 2048 \mathrm{C}_{2}(\mu \mathrm{~F})}$
$C_{2}(\mu \mathrm{~F})=\frac{\mathrm{t}_{\mathrm{t}}(\mathrm{s}) 10^{3}}{1.4 \times 2048 \mathrm{R}_{2}(\mathrm{k} \Omega)}$

In reverse phase control mode, switchover from maximum current flow angle to the value set at pin 4 takes place after expiry of $3 / 4$ of the total tracking time $t_{t}$.

## 10. Current Monitoring

The U2102B's current monitoring circuit represents a double electronic fuse. The circuit measures the current flowing through the power switch by means of the voltage drop across the shunt resistor $R_{s h}$. This voltage is supplied to pin 11. If this voltage exceeds a value of 500 mV due to a high load current (e.g., short circuit), the switch-off latch is set and the switching output pin 11 closes immediately. Pin 11 can be connected to the gate via a resistor or network, depending on load conditions, thus allowing the switch-off behavior to be adapted to the respective requirements. The short-circuit current is reduced to a problem-free value by this procedure.

There is a second threshold at 100 mV . Without exceeding the switch-off threshold of 500 mV , the output stage is also disabled in the voltage at pin 11 exceeds the value of 100 mV for $\geq 120 \mathrm{~ms}$ at one half-wave. To prevent the occurrence of high-voltage peaks in the over current condition due to the line and leakage inductances, the output stage is not switched off immediately. It is disabled during the next half-wave.

## 11. Absolute Maximum Ratings

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
Reference point pin 13, unless otherwise specified.

| Parameters | Pin | Symbol | Value | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Power supply Current $\mathrm{t}<10 \mu \mathrm{~s}$ | 15 | $\begin{aligned} & I_{S} \\ & i_{s} \end{aligned}$ | $\begin{aligned} & 20 \\ & 60 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Synchronization Input current $\mathrm{t} \leq 10 \mu \mathrm{~s}$ | 16 | 1 $i_{i}$ | $\begin{aligned} & 20 \\ & 60 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Reference voltage source Output current | 1 | - $\mathrm{I}_{\text {Ref }}$ | 10 | mA |
| Push-pull output stage Output current $\mathrm{t} \leq 2 \mathrm{~ms}$ | $\begin{aligned} & 14 \\ & 14 \end{aligned}$ | $\pm \mathrm{I}_{\mathrm{o}}$ | $\begin{aligned} & 10 \\ & 60 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Input currents | $\begin{gathered} 2 \\ 2 \\ 3 \\ 10 \\ 12 \end{gathered}$ | $\begin{gathered} -I_{1} \\ I_{1} \\ -I_{1} \\ \pm I_{1} \\ I_{1} \end{gathered}$ | $\begin{gathered} 1 \\ 8 \\ 0.2 \\ 1 \\ 20 \end{gathered}$ | mA <br> mA <br> mA <br> mA <br> mA |
| Input voltage | $\begin{gathered} 4,5,7,8,9,11 \\ 6 \text { and } 12 \end{gathered}$ | $\begin{aligned} & V_{1} \\ & V_{1} \end{aligned}$ | 0 to $V_{1}$ 0 to $\mathrm{V}_{15}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Storage temperature range |  | $\mathrm{T}_{\text {stg }}$ | -40 to +125 | ${ }^{\circ} \mathrm{C}$ |
| Junction temperature |  | $\mathrm{T}_{\mathrm{j}}$ | +125 | ${ }^{\circ} \mathrm{C}$ |
| Ambient temperature |  | $\mathrm{T}_{\text {amb }}$ | -10 to +100 | ${ }^{\circ} \mathrm{C}$ |

12. Thermal Resistance

| Parameters |  | Symbol | Value | Unit |
| :--- | :--- | :---: | :---: | :---: |
| Junction ambient | DIP16 | $R_{\text {thJA }}$ | 120 | K/W |
|  | SO16 on PC board | $\mathrm{R}_{\text {thJA }}$ | 180 | K/W |
|  | SO16 on ceramic | $\mathrm{R}_{\text {thJA }}$ | 100 | $\mathrm{~K} / \mathrm{W}$ |

## 13. Electrical Characteristics

$\mathrm{V}_{\mathrm{S}}=15.0 \mathrm{~V}, \mathrm{f}_{\text {mains }}=50 \mathrm{~Hz}, \mathrm{~T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$, reference point pin 13 , unless otherwise specified.

| Parameters | Test Conditions | Pin | Symbol | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage Limitation | $\begin{aligned} & \mathrm{I}_{\mathrm{S}}=2 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{S}}=5 \mathrm{~mA} \end{aligned}$ | 15 | $\begin{aligned} & \mathrm{V}_{\mathrm{S}} \\ & \mathrm{~V}_{\mathrm{S}} \end{aligned}$ | $\begin{gathered} \hline 15 \\ 15.2 \end{gathered}$ |  | $\begin{gathered} \hline 17 \\ 17.2 \end{gathered}$ | $\begin{aligned} & \hline \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Current Consumption | $\mathrm{V}_{\mathrm{S}}=15 \mathrm{~V}$ | 15 | $\mathrm{I}_{\text {S }}$ |  |  | 2 | mA |
| Voltage Monitoring |  | 15 |  |  |  |  |  |
| Switch-on threshold Switch-off threshold Undervoltage threshold |  |  | $\mathrm{V}_{\text {SON }}$ <br> $\mathrm{V}_{\text {SOFF }}$ <br> $V_{15}$ | $\begin{aligned} & 14.8 \\ & 10.4 \\ & 11.7 \end{aligned}$ | $\begin{gathered} 11 \\ 12.5 \end{gathered}$ | $\begin{aligned} & \hline 16.5 \\ & 11.6 \\ & 13.3 \end{aligned}$ | $\begin{aligned} & \hline \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| Reference Voltage | $-\mathrm{I}_{1}=0$ to 5 mA | 1 | $V_{\text {Ref }}$ | 4.75 | 5 | 5.25 | V |
| Synchronization |  |  |  |  |  |  |  |
| Voltage limitation Input current Zero crossing switch-on threshold Zero crossing switch-off threshold | $\begin{aligned} & \mathrm{l}_{16}=2 \mathrm{~mA} \\ & \mathrm{~V}_{16}=0 \mathrm{~V} \end{aligned}$ | $\begin{gathered} \hline 15,16 \\ 16 \\ 16 \\ 16 \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\text {limit }} \\ -\mathrm{I}_{1} \\ \mathrm{~V}_{\text {TON }} \\ \mathrm{V}_{\text {TOFF }} \end{gathered}$ | $\begin{aligned} & 7.3 \\ & 7.9 \end{aligned}$ | $\begin{aligned} & 0.8 \\ & 100 \\ & 7.7 \\ & 8.3 \end{aligned}$ | $\begin{aligned} & 8.1 \\ & 8.7 \end{aligned}$ | $\begin{gathered} \mathrm{V} \\ \mu \mathrm{~A} \\ \mathrm{~V} \\ \mathrm{~V} \end{gathered}$ |
| Reverse Phase Control |  | 3 |  |  |  |  |  |
| Ramp current setting Input current Input voltage | $\mathrm{I}_{3}=-10 \mu \mathrm{~A}$ |  | $\begin{aligned} & -I_{1} \\ & V_{3} \end{aligned}$ | 4.7 | 5 | $\begin{aligned} & 50 \\ & 5.3 \end{aligned}$ | $\stackrel{\mu \mathrm{A}}{\mathrm{~V}}$ |
| Ramp | $\mathrm{I}_{3}=-10 \mu \mathrm{~A}$ | 2 |  |  |  |  |  |
| Charging current 1 <br> Charging current 2 <br> Discharge impedance <br> Switch-on threshold, output stage <br> Discharge threshold voltage |  | 1, 2 | $-I_{\text {ch1 }}$ <br> $-I_{\mathrm{ch} 2}$ <br> $\mathrm{R}_{\text {dis }}$ <br> $V_{\text {TON }}$ <br> $\mathrm{V}_{\text {dis }}$ | $\begin{gathered} \hline 9 \\ 37 \\ 410 \end{gathered}$ | $\begin{gathered} \hline 10 \\ 40 \\ 1 \\ 450 \\ 600 \end{gathered}$ | $\begin{array}{r} 11 \\ 43 \\ 490 \end{array}$ | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mathrm{k} \Omega$ <br> mV <br> mV |
| Control Voltage |  | 4 |  |  |  |  |  |
| Input voltage Input current | $\mathrm{V}_{13} \leq \mathrm{V}_{4} \leq \mathrm{V}_{1}$ |  | $\begin{aligned} & \mathrm{V}_{1} \\ & \pm I_{1} \end{aligned}$ | 0 |  | $\begin{aligned} & V_{\text {Ref }} \\ & 500 \end{aligned}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{nA} \end{gathered}$ |
| Programming, Tri-state Input |  | 6 |  |  |  |  |  |
| Input current | $\mathrm{V}_{13} \leq \mathrm{V}_{6} \leq \mathrm{V}_{15}$ |  | $\pm 1$ |  |  | 1 | $\mu \mathrm{A}$ |
| Operating mode: <br> Static zero-voltage switch <br> 2-stage reverse phase control with switch-off <br> 2-stage reverse phase control |  |  | $\begin{aligned} & V_{1} \\ & V_{1} \end{aligned}$ | $\stackrel{1}{V_{\text {Ref }}+1}$ |  | $\begin{gathered} \mathrm{V}_{\text {Ref }}+0.3 \\ \mathrm{~V}_{\mathrm{S}} \\ 0.3 \end{gathered}$ | V V |
| RC Oscillator |  | 5 |  |  |  |  |  |
| Input current <br> Upper threshold <br> Lower threshold <br> Discharge impedance | $\mathrm{V}_{13} \leq \mathrm{V}_{5}<3.6 \mathrm{~V}$ |  | $\begin{gathered} \pm \mathrm{l}_{\mathrm{l}} \\ \mathrm{~V}_{\mathrm{TU}} \\ \mathrm{~V}_{\mathrm{TL}} \\ \mathrm{R}_{\mathrm{dis}} \end{gathered}$ | $\begin{aligned} & 3.6 \\ & 0.9 \end{aligned}$ | 4 1 1 | $\begin{array}{r} 500 \\ 4.4 \\ 1.1 \end{array}$ | $\begin{gathered} \mathrm{nA} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{k} \Omega \end{gathered}$ |

## 12 <br> U2102B

## 13. Electrical Characteristics (Continued)

$\mathrm{V}_{\mathrm{S}}=15.0 \mathrm{~V}, \mathrm{f}_{\text {mains }}=50 \mathrm{~Hz}, \mathrm{~T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$, reference point pin 13 , unless otherwise specified.

| Parameters | Test Conditions | Pin | Symbol | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Window Discriminator |  |  |  |  |  |  |  |
| Input current | $0 \mathrm{~V} \leq \mathrm{V}_{8} \leq \mathrm{V}_{1}$ | 8 | $\pm 1$ |  |  | 500 | nA |
| Upper threshold <br> Lower threshold |  | 8, 9 | $\begin{aligned} & \mathrm{V}_{\mathrm{TU}} \\ & \mathrm{~V}_{\mathrm{TL}} \end{aligned}$ | $\begin{aligned} & 0.55 \times V_{\text {Ref }}+\left(0.2 \times V_{9}\right) \\ & 0.45 \times V_{\text {Ref }}-\left(0.2 \times V_{g}\right) \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Input current window adjustment | $0 \mathrm{~V} \leq \mathrm{V}_{9} \leq \mathrm{V}_{1}$ | 9 | $\pm \mathrm{I}_{\mathrm{i}}$ |  |  | 500 | nA |
| Minimum window: Lower threshold Upper threshold | $\mathrm{V}_{9}=\mathrm{V}_{13}$ | 8 | $\begin{aligned} & \mathrm{V}_{\mathrm{TL} 1} \\ & \mathrm{~V}_{\mathrm{TU} 1} \end{aligned}$ | $\begin{aligned} & 2.05 \\ & 2.55 \end{aligned}$ | $\begin{aligned} & 2.75 \\ & 3.75 \end{aligned}$ | $\begin{aligned} & 2.45 \\ & 2.95 \end{aligned}$ | $\begin{aligned} & \text { V } \\ & \text { V } \end{aligned}$ |
| Maximum window: Lower threshold Upper threshold | $\mathrm{V}_{9}=\mathrm{V}_{1}$ | 8 | $\begin{aligned} & \mathrm{V}_{\mathrm{TL} 2} \\ & \mathrm{~V}_{\mathrm{TU} 2} \end{aligned}$ | $\begin{aligned} & 1.1 \\ & 3.4 \end{aligned}$ | $\begin{aligned} & 1.25 \\ & 3.75 \end{aligned}$ | $\begin{aligned} & 1.4 \\ & 4.1 \end{aligned}$ | $\begin{aligned} & \text { V } \\ & \mathrm{V} \end{aligned}$ |
| Enable Schmitt Trigger 7 |  |  |  |  |  |  |  |
| Input current | $0 \mathrm{~V} \leq \mathrm{V}_{7} \leq \mathrm{V}_{1}$ |  | $\pm \mathrm{I}_{\mathrm{i}}$ |  |  | 500 | nA |
| Enable threshold |  |  | $\mathrm{V}_{\text {T }}$ | 2.3 | 2.5 | 2.7 | V |
| Blocking threshold: <br> Output stage OFF Output stage ON, except in the case of two-stage reverse phase control in second stage ( $\alpha$ ) |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{T}} \\ & \mathrm{~V}_{\mathrm{T}} \end{aligned}$ | $\begin{gathered} 1.8 \\ 0.45 \end{gathered}$ | $\begin{gathered} 2 \\ 0.5 \end{gathered}$ | $\begin{gathered} 2.2 \\ 0.55 \end{gathered}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Threshold for test mode |  |  | $\mathrm{V}_{\mathrm{T}}$ | 85 | 100 | 115 | mV |
| Current Monitoring 11 |  |  |  |  |  |  |  |
| Input current <br> Switch-off threshold 1 <br> Switch-off threshold 2 | $0 \mathrm{~V} \leq \mathrm{V}_{11} \leq \mathrm{V}_{1}$ |  | $\begin{gathered} \pm \mathrm{I}_{\mathrm{i}} \\ \mathrm{~V}_{\mathrm{T} 1}^{1} \\ \mathrm{~V}_{\mathrm{T}} \end{gathered}$ | $\begin{gathered} 80 \\ 450 \end{gathered}$ | $\begin{aligned} & 100 \\ & 500 \end{aligned}$ | $\begin{aligned} & 500 \\ & 120 \\ & 550 \\ & \hline \end{aligned}$ | nA <br> mV <br> mV |
| Switching Output 12 |  |  |  |  |  |  |  |
| Leakage current | $\mathrm{V}_{11}<450 \mathrm{mV}, \mathrm{V}_{12} \leq \mathrm{V}_{15}$ |  | $\mathrm{I}_{\mathrm{kg}}$ |  |  | 1 | $\mu \mathrm{A}$ |
| Saturation voltage | $\begin{aligned} & \mathrm{V}_{11}>550 \mathrm{mV} \\ & \mathrm{I}_{12}=0.5 \mathrm{~mA} \\ & \mathrm{I}_{12}=10 \mathrm{~mA} \end{aligned}$ |  | $\begin{aligned} & V_{\text {Sat }} \\ & V_{\text {Sat }} \end{aligned}$ |  |  | $\begin{aligned} & 1.0 \\ & 1.2 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Push-pull Output Stage |  |  |  |  |  |  |  |
| Upper saturation voltage, ON state | $\mathrm{I}_{14}=-10 \mathrm{~mA}$ | 14, 15 | $-\mathrm{V}_{\text {Sat }}$ |  |  | 2.4 | V |
| Lower saturation voltage, OFF state | $\mathrm{I}_{14}=10 \mathrm{~mA}$ | 14 | $\mathrm{V}_{\text {SatL }}$ |  |  | 1.2 | V |
| Output current | ON state OFF state | 14 | $\begin{aligned} & \hline \mathrm{I}_{\mathrm{O}} \\ & \mathrm{I}^{2} \end{aligned}$ | $\begin{aligned} & 50 \\ & 50 \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |

Figure 13-1. House Number or Staircase Illumination for AC Loads
House Number Illumination: $\mathrm{V}_{6}=\mathrm{V}_{13}$
Staircase Illumination: $\mathrm{V}_{6}=\mathrm{V}_{15}$


Figure 13-2. Zero-voltage Switch Mode for AC Loads


Figure 13-3. Reverse Phase Control for AC Loads


## 14. Ordering Information

| Extended Type Number | Package | Remarks |
| :--- | :---: | :--- |
| U2102B-xY | DIP16 | Tube, Pb-free |
| U2102B-xFPY | SO16 | Tube, Pb-free |
| U2102B-xFPG3Y | SO16 | Taped and reeled, Pb-free |

## 15. Package Information




## 16. Revision History

Please note that the following page numbers referred to in this section refer to the specific revision mentioned, not to this document.

| Revision No. | History |
| :--- | :--- |
| 4767B-INDCO-08/05 | • Put datasheet in a new template |
|  | - First page: Pb-free logo added |
|  | • Page 17: Ordering Information changed |

## Atmel Corporation

2325 Orchard Parkway
San Jose, CA 95131, USA
Tel: 1(408) 441-0311
Fax: 1(408) 487-2600

## Regional Headquarters

Europe<br>Atmel Sarl<br>Route des Arsenaux 41<br>Case Postale 80<br>$\mathrm{CH}-1705$ Fribourg<br>Switzerland<br>Tel: (41) 26-426-5555<br>Fax: (41) 26-426-5500

Asia
Room 1219
Chinachem Golden Plaza
77 Mody Road Tsimshatsui
East Kowloon
Hong Kong
Tel: (852) 2721-9778
Fax: (852) 2722-1369
Japan
9F, Tonetsu Shinkawa Bldg.
1-24-8 Shinkawa
Chuo-ku, Tokyo 104-0033
Japan
Tel: (81) 3-3523-3551
Fax: (81) 3-3523-7581

## Atmel Operations

Memory<br>2325 Orchard Parkway<br>San Jose, CA 95131, USA<br>Tel: 1(408) 441-0311<br>Fax: 1(408) 436-4314

## Microcontrollers

2325 Orchard Parkway
San Jose, CA 95131, USA
Tel: 1(408) 441-0311
Fax: 1(408) 436-4314
La Chantrerie
BP 70602
44306 Nantes Cedex 3, France
Tel: (33) 2-40-18-18-18
Fax: (33) 2-40-18-19-60
ASIC/ASSP/Smart Cards
Zone Industrielle
13106 Rousset Cedex, France
Tel: (33) 4-42-53-60-00
Fax: (33) 4-42-53-60-01
1150 East Cheyenne Mtn. Blvd.
Colorado Springs, CO 80906, USA
Tel: 1(719) 576-3300
Fax: 1(719) 540-1759
Scottish Enterprise Technology Park
Maxwell Building
East Kilbride G75 0QR, Scotland
Tel: (44) 1355-803-000
Fax: (44) 1355-242-743

## RF/Automotive

Theresienstrasse 2
Postfach 3535
74025 Heilbronn, Germany
Tel: (49) 71-31-67-0
Fax: (49) 71-31-67-2340
1150 East Cheyenne Mtn. Blvd.
Colorado Springs, CO 80906, USA
Tel: 1(719) 576-3300
Fax: 1(719) 540-1759

## Biometrics/Imaging/Hi-Rel MPU/

High Speed Converters/RF Datacom Avenue de Rochepleine
BP 123
38521 Saint-Egreve Cedex, France
Tel: (33) 4-76-58-30-00
Fax: (33) 4-76-58-34-80

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.
© Atmel Corporation 2005. All rights reserved. Atmel ${ }^{\circledR}$, logo and combinations thereof, Everywhere You Are ${ }^{\circledR}$ and others, are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.

